



DAC600

DEMO BOARD AVAILABLE

12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-BIT RESOLUTION
- **256MHz UPDATE RATE**
- ◆ ~73dB HARMONIC DISTORTION AT 10MHz
- LASER TRIMMED ACCURACY: 1/ZLSB
- -5.2V SINGLE POWER SUPPLY
- EDGE-TRIGGERED LATCH
- LOW GLITCH: 5.6pVs
- WIDEBAND MULTIPLYING REFERENCE INPUT
- 50Ω OUTPUT IMPEDANCE

DESCRIPTION


The DAC600 is a monolithic, high performance digital-to-analog converter for high frequency waveform generation. The internal segmentation and latching minimize output glitch energy and maximizes AC performance. Resistor laser trimming provides for excellent DC linearity.

The ECL compatibility provides for low digital noise at high update rates. The complementary 50Ω outputs and low output capacitance simplifies transmission line design and filtering at the output.

The DAC600 combines precision thin film and bipolar technology to create a high performance, cost effective solution for modern waveform synthesis.

APPLICATIONS

- DIRECT DIGITAL SYNTHESIS
- ARBITRARY WAVEFORM GENERATION
- HIGH RESOLUTION GRAPHICS
- COMMUNICATIONS LOCAL
 OSCILLATORS
 Spread Spectrum/Frequency Hopping
 Base Stations
 Digitally Tuned Receivers



International Airport Industrial Park - Mailing Address: PO Box 11400, Tucson, AZ 85734 - Street Address: 8730 S. Tucson Bivd., Tucson, AZ 85706 - Tel: (\$20) 748-1111 - Ten: 910-952-1111 International International Park (\$20) 849-1816 - Introduct Product Info: (\$100) 849-5132

SPECIFICATIONS

ELECTRICAL

Al +25°C V_{REr} = +1.0V, V_{EEA} = V_{EED} = -5.2V, unloss otherwise noted.

PARAMETER	CONDITIONS	TEMP	MIN	DACGOO!	MAX	30101	DACGOOR		-
DIGITAL INPUTS		1 (519)7	MINIC	1111	MAX	MIN	TYP	MAX	UNIT
Logic	12 Parellal Institute COL	1	1				1		1
Resolution	12 Parallel Input Lines, ECL	ı		1	1	1	1	1	1
ECL Logic Input Levels: Va	1	l			12	1	ł	##	Bits
	Logic "0"	Full	-1.48	-1.95	-2	≄	*	*	i v
ξη.		Full	i		2	1		*	IIA
V _{D4}	Logic "1"	Full	-1.1	-0.75	0	*	145	**	l ~
L _{H1}		Full		1	200	į	1	180	μА
DIGITAL TIMING					1			 	-
Input Data Rate		Futi	DC	i	258	*	l .	#=	MHz
CLK Pulse Width High or Low	İ	Full	1.95	J	1	*		*	1
Set-up Time		Full	1.5	1.0	i	*	#		775
Hold Time (Referred to CLK)		Full	1.9	1.7		141	#	1	ns
Propagation Delay		Full		2	ľ	1 *	1 ‡	1	L B
ANALOG OUTPUT		 		 -			 -		ns ns
Bipolar Output Current	R _L ≠ 0Ω	Full	19	20	21	١	١.		
Output Resistance	1 14 0	Fuß	47.5			地	*	#:	mA
Output Capachanes	į.	Full	47.5	50	52.5	49	#	51	Ω
CONTROL AMPLIFIER		P CM		15		<u> </u>	塘		pF
Input Resistance	}					1			
Full Power Bandwidth		Full	i	800	1	1	#	Ì	Ω ا
Clied	~348	Full	l	10		1	*		MHz
		+25°C		0	±1	ļ	1 6	±0.5	mv
Input Reference Range		Full	_100mV	1	±1.25	#	1	*	l "v
TRANSFER CHARACTERISTICS				1		 	 		<u>`</u>
Integral Linearity Error(1): Vout NOT	Best Fil Straight Line	+25°C	l	±0.012	±0.024	i			
VOUTNOT	Ann. R Mile	Flat	Ī				±0.006	±0.012	%F6
V		+25°C	l	±0.024	±0.036		±0.012	±0.024	%F\$
Differential Linearity Error(1): Vour NO			1		±0,1	l		±0.1	%FSI
Vour nor		+25°C	ľ	ł	±0.024	i	1	#0.012	%F8I
V _{DM}		Full	l	1	±0.038		l I	±0.024	XFSI
12-Bit Monotonicity		+25°C		ı	±0.1%	ŀ		±0.1%	%FSI
12-Dit Monotorically		+25°C	(3uarantee	d ,		Guaranteed		
Output Offset Current: Vour not		Full		Typical			Guarantood		ŀ
	Bila 1-12 HiGH	+25°C	ļ	75	150		50	100	μА
Vour wat Gain Error ⁽²⁾		Full		57	150		50	100	μА
Oalif Elitary		+26°C		±0.5	±1.5		±0.5	±1.0	36
Output Leakage Current		Full		±1.3	±2.0		±1.1	±2.0	%
	V _{MEF} = 0V, Bills 1-12 LOW, V _{OUT NOT}	+25°C		10	75		5	50	μA
TIME DOMAIN PERFORMANCE									
Gilich Energy	Major Carry	+25°C		5.6			*		ρVs
Fall Time	90% to 10%	+25°C		510			**	i i	D2 has
Rise Time	10% to 90%	+25°C		770			*	- 1	P8
Settling Time(*)							-r-		þe
±0.1% FSR	Major Carry, 1 LSB Change	Fu@		4			28		ns.
±0.024% FSR	· · · · · · · · ·	Fun		15			#		ns.
DYNAMIC PERFORMANCE									118
Spurious Free Dynamic Range (4)			i						
to = 1MHz	T _{GLOCK} = 50MHz	+25°C		74		70.0			
fo = 10MHz	folock = 50MHz	+25°C		71		70	77	ł	dBF8
(o = 1MHz	foldox = Summa foldox = 100MHz	+25°C			1	84	73	Ì	dBF8
fo = 10MHz		+25°C		72	1	70	75		dBF\$
(a = 20MHz	f _{CLOCK} = 100MHz			68	i	66	70	ı	dBFS
10 = 10MHz	fciock = 100MHz	+25°C		61	ľ	58	62	ı	dBF\$
(_a = 20MHz	f _{CLOCK} = 200MHz	+25°C	1	33	l	66	70		dBFS
to + SOMHz	CLOCK = 200MHz	+25°C		58	,	62	67	i	dBF\$
Output Noiso	falock = 200MMz	+25°C	Į.	52	ì	50	55	- 1	dBFS
	Bits 1-12 HIGH	+25°C		10.6			*	ŀ	nVWH.
POWER SUPPLIES									
Supply Voltages; Vee		Full	-4. 5	-5.2	-6.5	**	*	ut I	V
Supply Currents: I _{EEA}	Pins 33 and 34	Full	30	4B	80	*	#	*	mA
lee0	Pins 5 and 55	Ful)	110	150	190	#1	*	*	mA
Power Consumption	Operating	Fut		800mW	1.3	"		*	W
TEMPERATURE RANGE									**
Specification: DAC600AN, BN	Amblent	Futi	-40	į	+85	**	1	ایا	
O _{JA}		,	0	30	765	~	* İ	**	-cw



it Same as specification for DAC600AN.

NOTES: (1) Linearity tests are measured into a virtual ground (op pmp), (2) Gain error in % is calculated by: GE [%] =
\[
\frac{V_{MEARURED}(FS) - V_{IDEAL}(FS) \times 100}{V_{IDEAL}(FS)} \]

(3) Settling time is influenced by the lead due to fast edge speeds. Use good transmission line techniques for best results, (4) Spurious free dynamic range is measured from the fundamental frequency to any harmonic or non-harmonic spurs within the bandwidth \(f_{CLK}/2_C \) unless otherwise specified.

ORDERING INFORMATION

PRODUCT	DESCRIPTION	TEMPERATURE RANGE (AMBIENT)
DAC600AN, BN	68-Pin Plastic QUAD	-40°C to +85°C

ABSOLUTE MAXIMUM RATINGS

Vee	П3 to 7
Look longs	
Logic formula	U.3 tD7
Reference Input Volleg	0 to -5.5V
A ASSOCIATION WINDLY ACTUALINE	A A
LAGISTORICS RIGHT CHIEFF	04-4-20-4
Casa Temperature	AMJ6.1 010 1.56MA
Case Temperature	40°C to +125°C
Concord temperature	
1 4-0-80 Journaling Williams	EERC In a social
Lead Temperature (soldering, 10x)	+300°C
Stresses above these ratings may permanently domes	

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBERIII
DACGODAN, BN	68-Pin Plastic QUAD	312-1

NOTE: (1) For detailed drawing and dimension table, please see and of data shoot, or Appendix C of Burr-Brown IC Data Book.

PIN DEFINITIONS


PIN#	DESIGNATION	DESCRIPTION	PIN#	DESIGNATION	
1	DYPASS	Disables Latching of Date			DESCRIPTION
2	CLK	CLOCK CLOCK	35	V _{REP2}	Analog Reference Voltage Centor Top
3	CLIONOT	CLOCKNOT	36	NC	and the state of t
4	DGND		37	NC	
5	DVee(i)	Digital Ground	38	Verr	Analog Reference Voltage
6	BILS	-5.2V Supply	39	VREF	Analog Reference Voltage
, i	Bit 10		40	NC	Tamos releibles vollage
в	Bit 11	ľ	41	NC	I
g l	Dit 12		42	ROFFEET	Ottset Compensation
10	NC NC	LSB	43	NC	Chaot Compensation
11	NC	1	44	BYPASS	0.1µF Bypasa to Ground
12	NC		45	NC	o. ipir bypasa io Ground
13		1	48	NC	
14	Vout	DAC Output	47	ALTCOMPC	Cooled Ame DEATO
15	Vour	DAC Output	48	AGND	Control Amp PTAT Reference Compensations
16	LGND	Ledder Ground	49	NC	Analog Signal Ground
17	LGND	Ladder Ground	50	LDIAS	1-44-61 40
	VOUTNOT	DAC Output Complement	51	NC	Lndder Blas Alternate Compensation(2)
18	VOUTHOT	DAC Output Complement	62	NC	
19	NC .		53	NC	
20	AGND	Analog Ground	54	Bit 1	•
21	-NC		55		MSB
22	NC		56	DVer	Digital -5.2V Supply
23	NC		57	DOND	Digital Signal Ground
24	NC	į i	58	DGND	Digital Signal Ground
25	NC			Bit 2	
26	SYPASS	0.1µF Dypass to Ground	59 60	Bit 3	
27	NC			Bit 4	
28	ALTCOMPIB	PTAT-IB Reference Compensation(2)	B1	NC	
29	AGND	Analog Ground	62	Bh s	
30	AGND		63	DGND	Digital Ground
31	NC	Analog Ground	64	Bit 6	<u> </u>
32	LOOPCRNT	DAC Befores all Louis	65	Bit 7	
_		DAC Reference Alt. Loop Current	68	DGND	Digital Ground
33	V _{EE} (1)	(Connect to AGND)	67	Bit 8	and and the
34	Λ ^{EE} (I)	-6.2V Supply -6.2V Supply	68	NC	

NOTE: (1) Pins 5 and 55 typically draw 150mA of current, Pins 33 and 34 combined typically draw 46mA. (2) Connect bypess capadiar to VEE.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for insecuracies or omissions. BURR-BROWN assumes The minimized provided nature is objected to be reasons, nowayer, purch-circovin assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without rollice, No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant support devices and/or systems.



DICE INFORMATION



DAC600 DIE TOPOGRAPHY

MECHANICAL INFORMATION


	MILS (0.001")	MILLIMETER8 4.08 x 3.58 ±0.13 0.51 ±0.08 0.10 x 0.10		
Die Size Die Thickness Min. Ped Size	180 x 140 ±5 20 ±3 4 x 4			
Backing Motelitration	Gotd Gold			


PAD	FUNCTION	PAD	FUNCTION
1	Bypass	36	NC
2	CLK	37	Vicer
3	CLKNOT	38	Vacr
4	DGND	39	NC
5	DVee	40	NC
6	Bh s	41	Roffzet
7	NÇ	42	NC
8	B# 10	43	NC
9	BN 11	44	NC.
10	Bit 12	45	NC.
11	Vour	48	ALTCOMPC
12	Vour	47	AGND
13	LGND	48	NC
14	LGND	49	LBIAS
15	VOUTHOT	50	NC
16	VOUTNOT	51	NC
17	NC	52	NC
18	AGND	53	Bit 1 (MSB)
19	NC	54	DVEE
20	NC	55	DGND
21	NC	56	DGND
22	NÇ	57	Bit 2
23	NC	58	DH 3
24	NC	59	Bit 4
25	NC	60	NC
28	NC	01	NC
27	ALTCOMPIB	62	· NC
28	AGND	63	Bit 5
29	AGND	64	DGND -
30	NC	85	Bit 6
31	LOOPCRNT	66	Blt 7
32	AVEE	67	DGND
33	AVG	58	DH A
34	V _{KEP2}	69	NC
35	NC	l	I


Substrate Blas: Negative Supply =V_{CC}-NC = Do not connect.


TYPICAL PERFORMANCE CURVES


At Tobe = +25°C, V_{RES} = +1.0V, measured at V_{OUT NOT}. Spurious tree dynamic range includes all harmonic or non-harmonic spure in the bandwidth (_{CLX}/2, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


At T_{CAS} > +25°C, V_{RC} = +1.0V, measured at V_{ournor}. Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth f_{CAP}Z, unless otherwise


















TYPICAL PERFORMANCE CURVES (CONT)


At Trace = +25°C, V_{Not} = +1.0V, measured at V_{DUT NO1}. Spurious free dynamic range includes all harmonic or non-harmonic spurs in the bandwidth (_{CUI}/2, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


At TCASE = +25°C, VREF = +1.0V, measured at Vour Non. Spurious tree dynamic range includes all harmonic or non-harmonic spurs in the bandwidth f_{CLK}/2, unless otherwise noted.














V_{REF} Amplitude +0.75V DC 100mVp-p AC (All Bits on, 47pF Pin 35)

V_{REF} Amplitude +0.75V DC 100mVp-p AC (All Bits on, 47pF Pin 35)



THEORY OF OPERATION

The DAC600 employs a familiar architecture where input bits switch on the appropriate current sources (Figure 1.) Bits 1-4 are decoded into 15 segments after the first set of latches. The edge triggered master-slave latches are driven by an internal clock buffer. Current sources for bits 5 and 6 are scaled down in binary fashion. These current sources are switched directly to the output of the R-2R ladder. Bits 7-12 are properly scaled and fed to the laser trimmed R-2R ladder.

Decoding of bits 1-4 into 15 segments and synchronizing the data with a master/slave register reduces glitching. If the BYPASS input is low, data is transferred to the output on the positive going edge of the clock. If BYPASS is high, data is transferred to the output regardless of clock state. All digital inputs are ECL compatible.

The output current sees 50Ω of output impedance from the equivalent resistance of a R-2R ladder. With all of the current sources off, the output voltage is at 0V. With all current sources on (-20mA), the output voltage is at -1V. Transfer function information is given in Tables 1 and 11.




FIGURE 1. Basic DAC600 Architecture.

INPUT BITS 1 2 3 4 5 6 7 8 9 10 11 12											OUTPUT VOLTAGES		
1	2	3	4	5	6	7	8	9	10	11	12	Volit	NV _{OUT}
٥	Q	0	0	0	0	٥	۵	0	Q	Ō	0	QV	-0.999758V
a	0	D	0	0	0	0	0	0	0	۵	1	-244μV	0.998512V
-													
•												1	
٠													
•													
1	0	0	0	0	0	0	0	0	0	0	0	-0.5	-0.499756
1	1	1	1	1	1	1	1	1	1	1	1	-0.999756V	D

TABLE I. Input Code vs Output Voltage Relationships.

BIT	VOLTAGE (No External Load, Vour)
1	-0.5
2	-0.25
3	-0.125
4	-82.5mV
5	-31.25mV
8	−15.625mV
7	-7.8125mV
8	~3,9083mV
9	~1.B531mV
10	976μV
11	488μV
12 (LSB)	-244µ∨

TABLE II. Nominal Bit Weight Values.

There is also a complementary $V_{OUT\ NOT}$ output that allows for a differential output signal. The full scale complementary outputs (V_{OUT} and $V_{OUT\ NOT}$) can be simply modeled as -20mA in parallel with 50Ω . This gives an output swing of 0.5Vp-p with an external 50Ω load.

REFERENCE/GAIN ADJUSTMENT

The V_{RIP} pin should be supplied by a +1.0V reference that is capable of supplying a nominal current of 1.25mA. An alternative would be the use of a 1.25mA current source. A low drift reference will minimize gain drift. A recommended reference circuit is given in Figure 2 as shown in the Typical Performance Curves, lowering the reference voltage to +0.8V will typically improve the Spurious Free Dynamic Range by a few dB.




FIGURE 2. A Low Drift External Reference Circuit.

A low-cost alternative reference circuit is shown in Figure 3. This circuit uses the Burr-Brown REF1004-2.5 micropower voltage reference. Gain drift is dependent upon the temperature coefficient of the $1.2k\Omega$ resistor. A TC of $< 10ppm/^{\circ}C$ is recommended.




FIGURE 3. Low Cost External Reference Circuit,

DAC600

The DAC600 can also accept a wideband multiplying reference input. The full power bandwidth of this reference is approximately 30MHz. Care must be taken not to exceed the minimum and maximum input reference voltage levels which are 100mV and +1.25V respectively (refer to the absolute maximum ratings section). In the multiplying reference mode, the 0.4µF bypass capacitor on LBIAS and the 0.1µF on pin 35 need to be removed. A 47pF capacitor to ground needs to be connected to pin 35 (Figure 4.)




FIGURE 4. Connections for a Multiplying Reference Input.

TIMING

The DAC600 has an internal latch that is triggered on the rising edge of the clock when the BYPASS pin is set LOW. This master-slave mode of operation will assure that the 12 bits will arrive at the current sources with a minimum of data skew. Therefore, this mode is recommended for the vast majority of applications. Observing the minimum set-up and hold time recommendations will ensure proper data latching, refer to Figure 5 for complete timing specifications.

When BYPASS is set HIGH, the DAC600 will operate in the transparent mode. In this mode, both the master and slave registers are transparent and changes in input data ripple directly to the output. Since the four MSBs have a decoder delay, these bits arrive at the output approximately 600 picoseconds later than the lower 8 LSBs. Because this data skew causes glitch, this mode is not recommended for optimum AC performance.

The DAC600 has a differential ECL clock input. This clock input can also be driven by a single ended clock if desired by trying the CLKNOT input to an external voltage of -1.3V. Using a differential clock provides much improved digital feedthrough immunity, however.

DRIVING THE DAC600

The DAC600 inputs will most likely be driven by high speed ECL gate outputs. These outputs should be terminated using standard high speed transmission line techniques. Consult an ECL handbook for proper methods of termination.

Termination resistors should not be connected to the analog ground plane close to the DAC600. The fast changing digital bit currents will cause noise in the analog ground plane under this layout scheme. These fast changing digital currents should be steered away from the sensitive DAC600




FIGURE 5. Timing Diagram.

analog ground plane. For speeds of up to 256MHz, series termination with 47Ω resistors will be adequate (Figure 6). This termination technique will greatly lessen the issue of termination currents coupling into the analog ground plane. This is shown in the typical DAC600 connection diagram (Figure 7.)




FIGURE 6. Series Bit Termination.

LAYOUT AND POWER SUPPLIES

A multilayer PC board with a solid ground and power planes is recommended. All of the ground pins (both analog and digital) should be connected directly to the analog ground plane at the DAC600.

Wide busses for the power paths are recommended as good general practice. External bypassing is recommended. A 10µF ceramic capacitor in parallel with a 0.01µF chip capacitor will be sufficient in most applications.

ALTCOMPB and ALTCOMPC should be bypassed with 0.1 μ F espacitors connected to V_{EPA} . When not used in the multiplying mode LBIAS should be bypassed with a 0.4 μ F capacitor connected to V_{BPA} . The heat spreader (pins 26 and 44) should be bypassed with a 0.1 μ F capacitor.

MAXIMIZING PERFORMANCE

In addition to optimizing the layout and ground of the DAC600, there are other important issues to consider when optimizing the performance of this DAC in various AC applications.

The DAC600 includes an internal 50Ω output impedance to simplify output interfacing to a 50Ω load. Because some loads may be a complex impedance, cure must be taken to match the output impedance with the load. Mismatching of impedances can cause reflections which will affect the measured AC performance parameters such as settling time, harmonic distortion, rise/fall times, etc. Often complex impedances can be matched by placing a variable 3 to 10pF capacitor at the output of the DAC to ground. Also, probing the output of the DAC can present a complex impedance.

The typical performance curves of Spurious Free Dynamic Range vs various combinations of clock rate and/or input frequency should give a general idea of the spectral performance of the DAC under system specific clock and output frequencies. For variable frequency DDS and ARB applications, having a programmable frequency bandpass (smart) filter at the output of the DAC can greatly improve system

spur and noise performance by filtering out unwanted spur and noise spectra. Even with a programmable bandpass filter, care should be taken to update the DAC at greater than 4 times per cycle to (1) minimize the 2nd and 3rd harmonic magnitudes by having the output slew excessively between any successive clock and (3) to keep the 2nd harmonic and other even order harmonics from folding back close to the fundamental under the condition $f_{OUT} = 1/3 f_{CLK}$ and (3) to keep the 3rd harmonic and other harmonics from folding back close to the fundamental under the condition

 $f_{\rm OUT}=1/4~f_{\rm CLK}$. The making use of the high update rate of the DAC600 helps to lessen the problems of large harmonics "folding back" into the passband.

For DDS applications, often the DAC itself is the limit in Spurious Free Dynamic Range (SFDR) performance. However, due to the high linearity of the DAC600, low frequency spurious performance may be limited by the digital truncation error of the phase accumulator/ROM combination. Most vendors supplying a combination of phase accumulator and ROM specify the SFDR of their digital algorithm.




FIGURE 7. Typical DAC600 Connection Diagram.